VHDL
VHDL appears to be a shrinking market, but its static type checking is great for catching errors.
Debugging circuits is so hard, anything one can do to help makes sense.
I remember asking all of my provessors the same question. Which do they prefer: Verilog or VHDL? Nobody stood up for VHDL.
The high speed frme buffers on the ULX4M are all in VHDL. GPL License.
ECP5 DVI I/O can be found In the examples directory for the popular ULX3M board. There is VHDL code for DVI out, with a Verilog wrapper. DVI out supports 24 bit 1920*1080 frames @30 FPS. The design uses the I/O blocks which were designed for controlling DDR memory using a clock source from the FPGA.
FPGA-LCD-Driver fork by Gohran Mahovlic is a VHDL library for GateMate which uses an LVDS signal to drive a TFT LCD display with a test pattern.
VHDLproc. View
VHDLproc is a simple command line VHDL preprocessor written in Python following the conditional compilation directives outlined in VHDL-2019, with a few extensions.
Built with the Forest WIki.
User contributed content is licensed under a
Creative Commons CC By 4.0 License.