Verilog Simulation with Verilator and SDL. View
When you are developing FPGA graphics, this article shows how to use SDL and Verilator in simulation.
Built with the Forest WIki.
User contributed content is licensed under a
Creative Commons CC By 4.0 License.